首页>
外国专利>
Clock jitter and power supply noise analysis
Clock jitter and power supply noise analysis
展开▼
机译:时钟抖动和电源噪声分析
展开▼
页面导航
摘要
著录项
相似文献
摘要
Disclosed are a method, system, and/or apparatus to perform clock jitter and power supply noise analysis. In one embodiment, a method may include receiving a first signal, which may be a clock signal, then generating a second signal based on the first signal. The method may further include delaying the second signal by a base delay and/or a series of fine delays. The method may also include taking measurements of the delayed second signal and comparing those measurements to theoretical measurements of the second signal that would occur if the first signal were noise-free. The method may further include determining, based on the measurements and the comparison thereof, whether noise is present, whether the noise is high frequency or low frequency noise, and whether the noise is due to clock jitter and/or power supply deviations.
展开▼