Shared interrupt multi-core architecture for low power applications

摘要

A multicore architecture is configured to exploit explicit task parallelism to save power by sharing interrupt sources that trigger independent tasks.