首页> 外国专利> MONITORING CORRECTABLE ERRORS ON A BUS INTERFACE TO DETERMINE WHETHER TO REDIRECT INPUT/OUTPUT (I/O) TRAFFIC FROM A FIRST PROCESSING UNIT TO A SECOND PROCESSING UNIT

MONITORING CORRECTABLE ERRORS ON A BUS INTERFACE TO DETERMINE WHETHER TO REDIRECT INPUT/OUTPUT (I/O) TRAFFIC FROM A FIRST PROCESSING UNIT TO A SECOND PROCESSING UNIT

机译:监视总线接口上的可纠正错误,以确定是否重新定向从第一处理单元到第二处理单元的输入/输出(I / O)交通

摘要

Provided are a computer program product for managing bus interface errors in a storage system coupled to a host and storage. A determination is made as to whether a first number of correctable errors on a first bus interface, connecting a first processing unit to the storage, exceeds a second number of correctable errors on a second bus interface, connecting a second processing unit to the storage, by a difference threshold. The correctable errors in the first and second bus interfaces are detected and corrected in the first and second bus interfaces by first hardware and second hardware, respectively. In response to determining that the first number of correctable errors exceeds the second number of correctable errors by the difference threshold, at least a portion of Input/Output (I/O) requests are redirected to a second processing unit using the second bus interface to connect to the storage.
机译:提供了一种计算机程序产品,用于管理与主机和存储器耦合的存储系统中的总线接口错误。确定将第一处理单元连接到存储器的第一总线接口上的可纠正错误的第一数量是否超过将第二处理单元连接到存储器的第二总线接口上的可纠正错误的第二数量,差异阈值。第一和第二总线接口中的可校正错误分别由第一硬件和第二硬件在第一和第二总线接口中检测和校正。响应于确定第一可纠正错误数量超过第二可纠正错误数量差阈值,使用第二总线接口将输入/输出(I / O)请求的至少一部分重定向到第二处理单元,以进行以下处理:连接到存储。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号