首页>
外国专利>
Managing virtual-address caches for multiple memory page sizes
Managing virtual-address caches for multiple memory page sizes
展开▼
机译:管理多种内存页面大小的虚拟地址缓存
展开▼
页面导航
摘要
著录项
相似文献
摘要
A translation lookaside buffer stores information indicating respective page sizes for different translations. A virtual-address cache module manages entries, where each entry stores a memory block in association with a virtual address and a code representing at least one page size of a memory page on which the memory block is located. The managing includes: receiving a translation lookaside buffer invalidation instruction for invalidating at least one translation lookaside buffer entry in the translation lookaside buffer, where the translation lookaside buffer invalidation instruction includes at least one invalid virtual address; comparing selected bits of the invalid virtual address with selected bits of each of a plurality of virtual addresses associated with respective entries in the virtual-address cache module, based on the codes; and invalidating one or more entries in the virtual-address cache module based on the comparing.
展开▼