首页>
外国专利>
ENCODING OF MULTIPLE DIFFERENT QUASI-CYCLIC LOW-DENSITY PARITY CHECK (QC-LDPC) CODES SHARING COMMON HARDWARE RESOURCES
ENCODING OF MULTIPLE DIFFERENT QUASI-CYCLIC LOW-DENSITY PARITY CHECK (QC-LDPC) CODES SHARING COMMON HARDWARE RESOURCES
展开▼
机译:共享通用硬件资源的多个不同的准循环低密度奇偶校验(QC-LDPC)代码的编码
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention is directed toward a parity check encoder for low density error correction codes and to an encoding method. In accordance with an embodiment, an encoder for error correction coding comprises: first hardware resources configured to receive a message bits vector and to compute an intermediate parity bits vector from the message bits vector wherein the intermediate parity bits vector is computed based on a sub-matrix of a parity check matrix; and second hardware resources configured to compute a parity bits vector from the intermediate parity bits vector, wherein the second hardware resources are configured to compute parity bits for multiple different codes, and wherein portions of the hardware resources that are configured to compute the parity bits for a particular one of the codes are commonly shared with portions of the hardware resources that are configured to compute the parity bits for another particular one of the codes.
展开▼