A decoder is implemented in a field programmable gate array (FPGA) by performing logic simplification of binary expressions associated with the decoder. To perform the logic simplification, the binary expressions are arranged in a binary matrix. Further, a set of submatrices is formed based on the binary expressions such that rows of each submatrix have common data bits in one or more columns of each submatrix. Based on the common data bits, a set of subexpressions for each submatrix is formed. The set of subexpressions of each submatrix is mapped into look-up table clusters of the FPGA, thereby implementing the decoder in the FPGA.
展开▼