首页>
外国专利>
Wafer trust via location locked circuit layout with measurable integrity
Wafer trust via location locked circuit layout with measurable integrity
展开▼
机译:通过位置锁定电路布局和可衡量的完整性获得晶圆信任
展开▼
页面导航
摘要
著录项
相似文献
摘要
Techniques to determine whether the design of integrated circuit (IC) has been tampered with during wafer manufacturing by using an enhanced library and layout methodology. The enhanced library may include location sensitive cells networked together in a mesh architecture where paths through the mesh can be used to detect relative position of location sensitive cells. The techniques further include algorithms that fill any unused space on an IC with additional elements from the enhanced library to minimize the opportunity to modify the IC by including additional circuit function or manipulating the layout. By physically locking down the circuit placement such that there is no available area and gives improved ability to detect changes in the physical location behavior of the circuit, therefore reduces the risk that unauthorized circuit manipulation will go undetected.
展开▼