首页>
外国专利>
Placement, routing, and deadlock removal for network-on-chip using integer linear programming
Placement, routing, and deadlock removal for network-on-chip using integer linear programming
展开▼
机译:使用整数线性编程的片上网络的布局,布线和死锁消除
展开▼
页面导航
摘要
著录项
相似文献
摘要
Implementing a circuit design can include generating an integer linear programming (ILP) formulation for a routing problem by determining constraints for implementing nets of a circuit design within a programmable network-on-chip (NOC) of an integrated circuit, wherein the constraints include placement constraints and routability constraints for the nets. The nets can be simultaneously placed and routed by executing an ILP solver using a processor to minimize an objective function of the ILP formulation while observing the constraints. The ILP solver maps logical units of the nets to interface circuits of the programmable NOC concurrently with mapping the nets to channels of the programmable NOC.
展开▼