首页> 外国专利> PROCESSOR MICRO-ARCHITECTURE FOR COMPUTE, SAVE OR RESTORE MULTIPLE REGISTERS, DEVICES, SYSTEMS, METHODS AND PROCESSES OF MANUFACTURE

PROCESSOR MICRO-ARCHITECTURE FOR COMPUTE, SAVE OR RESTORE MULTIPLE REGISTERS, DEVICES, SYSTEMS, METHODS AND PROCESSES OF MANUFACTURE

机译:用于计算,保存或恢复多个寄存器,设备,系统,制造方法和过程的处理器微体系结构

摘要

An electronic circuit (4000) includes a bias value generator circuit (3900) operable to supply a varying bias value in a programmable range, and an instruction circuit (3625, 4010) responsive to a first instruction to program the range of the bias value generator circuit (3900) and further responsive to a second instruction having an operand to repeatedly issue the second instruction with the operand varied in an operand value range determined as a function of the varying bias value.
机译:电子电路( 4000 )包括可操作以在可编程范围内提供变化的偏置值的偏置值生成器电路( 3900 ),以及指令电路( 3625 ,4010 )响应以编程偏置值生成器电路( 3900 )的范围的第一条指令,并进一步响应具有操作数的第二条指令以重复发出带有操作数在根据变化的偏置值确定的操作数范围内变化。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号