首页>
外国专利>
LOOKUP TABLE OPTIMIZATION FOR PROGRAMMING LANGUAGES THAT TARGET SYNCHRONOUS DIGITAL CIRCUITS
LOOKUP TABLE OPTIMIZATION FOR PROGRAMMING LANGUAGES THAT TARGET SYNCHRONOUS DIGITAL CIRCUITS
展开▼
机译:查找表优化,以编程以同步数字电路为目标的语言
展开▼
页面导航
摘要
著录项
相似文献
摘要
A programming language and a compiler are disclosed that optimize the use of look-up tables (LUTs) on a synchronous digital circuit (SDC) such as a field programmable gate array (FPGA) that has been programmed. LUTs are optimized by merging multiple computational operations into the same LUT. A compiler parses source code into an intermediate representation (IR). Each node of the IR that represents an operator (e.g. ‘&’, ‘+’) is mapped to a LUT that implements that operator. The compiler iteratively traverses the IR, merging adjacent LUTs into a LUT that performs both operations and performing input removal optimizations. Additional operators may be merged into a merged LUT until all the LUT's inputs are assigned. Pipeline stages are then generated based on merged LUTs, and an SDC is programmed based on the pipeline and the merged LUT.
展开▼