首页>
外国专利>
HARDWARE ARCHITECTURE FOR ACCELERATING ARTIFICIAL INTELLIGENT PROCESSOR
HARDWARE ARCHITECTURE FOR ACCELERATING ARTIFICIAL INTELLIGENT PROCESSOR
展开▼
机译:加速人工智能处理器的硬件架构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A hardware architecture that may include: a host, a frontal engine, a parietal engine, a renderer engine, an occipital engine, a temporal engine, and a memory. The frontal engine may obtain a 5D tensor from the host and divide it into several groups of tensors. These groups of tensors may be sent or transmitted to the parietal engine, and the parietal engine may take the groups of tensors to further divide them into several tensors. The parietal engine may send these tensors to the renderer engine for execution and may send a partial amount of tensors to the occipital engine. The occipital engine may accumulate the partial amount of tensors and may execute them. The occipital engine may send the output feature as the final tensor to the temporal engine. The temporal engine may compress the final tensor before storing or saving it to the memory.
展开▼