首页>
外国专利>
Hardware efficient fault tolerance calculation using superconducting circuit
Hardware efficient fault tolerance calculation using superconducting circuit
展开▼
机译:使用超导电路的硬件有效容错计算
展开▼
页面导航
摘要
著录项
相似文献
摘要
A technique is provided that provides hardware-efficient fault-tolerant quantum computation. In some embodiments, the cavity and the Ancylla transmon encode logical qubits using more than two energy levels of the cavities, and encode the information using more than two energy levels of the Ancylla transmon. , Is used to implement quantum operations by creating an interaction between the cavity and the Ansilla transmon, separating at least one type of error in the Ancilla transmon from the cavity.
展开▼