首页> 外国专利> CONSTRAINING A TRANSISTOR CHANNEL STRUCTURE WITH SUPERIMPOSED BARS THROUGH SPACER CONSTRAINING

CONSTRAINING A TRANSISTOR CHANNEL STRUCTURE WITH SUPERIMPOSED BARS THROUGH SPACER CONSTRAINING

机译:通过间隔约束,通过叠加的钢筋来约束晶体管的通道结构

摘要

Production of a transistor with a constrained channel structure comprising: a) providing a stack comprising an alternation of first bars of second semiconductor bars, b) producing a dummy gate, c) forming insulating spacers (23a, 23b), d) make blocks (47a, 47b) of stressing on both sides and against the insulating spacers so as to exert a tension or compression stress on the insulating spacers (23a, 23b), then, e) remove the dummy grid so as to release an opening between the insulating spacers (23a, 23b), f) forming in said opening a replacement grid.
机译:具有受约束的沟道结构的晶体管的生产,包括:a)提供包括第二半导体条的第一条条的交替的堆叠,b)产生伪栅极,c)形成绝缘间隔物(23a,23b),d)制造块( 47a,47b)施加在绝缘垫片的两侧并向绝缘垫片施加压力,从而在绝缘垫片(23a,23b)上施加拉力或压缩应力,然后e)移去伪栅极,从而在绝缘垫片之间释放一个开口间隔物(23a,23b),f)在所述开口中形成替换格栅。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号