首页>
外国专利>
Address/command chip synchronized autonomous data chip address sequencer for a distributed buffer memory system
Address/command chip synchronized autonomous data chip address sequencer for a distributed buffer memory system
展开▼
机译:分布式缓冲存储器系统的地址/命令芯片同步自主数据芯片地址定序器
展开▼
页面导航
摘要
著录项
相似文献
摘要
One or more memory systems, architectural structures, and/or methods of storing information in memory devices is disclosed to improve the data bandwidth and or to reduce the load on the communications links in a memory system. The system may include one or more memory devices, one or more memory control circuits and one or more data buffer circuits. In one embodiment, the Host only transmits data over its communications link with the data buffer circuit. In one aspect, the memory control circuit does not send a control signal to the data buffer circuits. In one aspect, the memory control circuit and the data buffer circuits each maintain a separate state machine-driven address pointer or local address sequencer, which contains the same tags in the same sequence. In another aspect, a resynchronization method is disclosed.
展开▼