首页> 美国政府科技报告 >D0 Silicon Strip Detector Upgrade Project SVX Sequencer Controller Board
【24h】

D0 Silicon Strip Detector Upgrade Project SVX Sequencer Controller Board

机译:D0硅片检测器升级项目sVX序列器控制器板

获取原文

摘要

The Sequencer Controller boards are 9U by 340mm circuit boards that will reside in slot 1 of each of eight Sequencer crates in the D0 detector platform. The primary purpose is to control the Sequencers during data acquisition based on trigger information from the D0 Trigger Framework. Functions and features are as follows: (1) Receives the Serial Command Link (SCL) from the D0 Trigger System and controls the operation of the Sequencers by forming a custom serial control link (NRZ/Clock) which is distributed individually to each Sequencer via the 11 Backplane; (2) Controllable delays adjust NRZ control link phasing to compensate for the various cable-length delays between the Sequencers and SVX chips, delay control is common for slots 2-11, and for slots 12-21 of the crate; (3) Each NRZ control link is phase controlled so that commands reach each Sequencer in a given half-crate simultaneously, i.e., the link is compensated for backplane propagation delays; (4) External communication via MIL-STD-1553; (5) Stand-alone operation via 1553 trigger commands in absence of an SCL link; (6) 1553-writeable register for triggering a laser, etc. followed by an acquisition cycle; (7) TTL front panel input to trigger an acquisition cycle, e.g. from a scintillator; (8) Synch Trig, Veto, Busy and Preamp Reset TTL outputs on front panel LEMOs; (9) On-board 53.104 MHz oscillator for stand-alone operation; (10) 1553 or SCL-triggerable Cal-inject cycle; (11) Front-panel inputs to accept NRZ/Clock link from the VRB Controller; (12) Front panel displays and LEDs show the board status at a glance; and (13) In-system programmable EPLDs are programmed via Altera's 'Byteblaster'.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号