Many digitized test and measurement applications requiring both high resolution and high sampling speeds in excess of what can be delivered by a single Analog-to-Digital Converter (ADC) commonly use multiple ADCs whose sample clocks have staggered phases. Broadband communication systems can also benefit from this architecture. Figure 1 illustrates a time-interleaved ADC sampling architecture.
展开▼
