Leakage Power Reduction for Battery-Operated Portable Systems

摘要

This paper addresses bitwidth optimization focusing on leakage power reduction for system-level low-power design. By means of tuning the design parameter, bitwidth tailored to a given application requirements, the datapath width of processors and size of memories are optimized resulting in significant leakage power reduction besides dynamic power reduction. Experimental results for several real embedded applications, show power reduction without performance penalty range from about 21.5 to 66.2 of leakage power, and 14.5 to 59.2 of dynamic power.