A New Scan Power Reduction Scheme Using Transition Freezing for Pseudo-Random Logic BIST

摘要

This paper presents a new low power BIST TPG scheme for reducing scan transitions. It uses a transition freezing and melting method which is implemented of the transition freezing block and a MUX. When random test patterns are generated from an LFSR, tran