...
首页> 外文期刊>IEICE Transactions on fundamentals of electronics, communications & computer sciences >Adjacent Double Bit Error Correcting Codes with Single Byte Error Detecting Capability for Memory Systems
【24h】

Adjacent Double Bit Error Correcting Codes with Single Byte Error Detecting Capability for Memory Systems

机译:Adjacent Double Bit Error Correcting Codes with Single Byte Error Detecting Capability for Memory Systems

获取原文
获取原文并翻译 | 示例

摘要

Semiconductor memories are highly vulnerable to adjacent doublebit errors for two reasons: 1) The bombard- ment of strongradioactive particles such as cosmic particles on DRAM chips and datait lines. 2) The coupling noise in re- Cent high density DRAM chipsdue to the wiring capacitance Between two adjacent data bit lines. Inaddition, byte errors Which result from entire chip failures are alsoa source of con- Cern. Under this situation, codes capable ofcorrecting adjacent Double bit errors and simultaneously detectingsingle byte errors Are suitable for application in semiconductormemory systems.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号