...
机译:A New ATPG-based Logic Optimization Method by Removing the Redundant Multiple Faults
Electrical Engineering and Information Systems, The University of Tokyo;
VLSI Design and Education Center, The University of Tokyo;
Logic optimization; Redundant multiple faults; Incremental fault selection method;