首页> 外文期刊>IEICE transactions on electronics >An FPGA Implementation of the Two-Dimensional FDTD Method and Its Performance Comparison with GPGPU
【24h】

An FPGA Implementation of the Two-Dimensional FDTD Method and Its Performance Comparison with GPGPU

机译:An FPGA Implementation of the Two-Dimensional FDTD Method and Its Performance Comparison with GPGPU

获取原文
获取原文并翻译 | 示例
       

摘要

Electromagnetic field analysis is a time-consuming process, and a method involving the use of an FPGA accelerator is one of the attractive ways to accelerate the analysis; the other method involve the use of CPU and GPU. In this paper, we propose an FPGA accelerator dedicated for a two-dimensional finite-difference time-domain (FDTD) method. This accelerator is based on a two-dimensional single instruction multiple data (SIMD) array architecture. Each processing element (PE) is composed of a six-stage pipeline that is optimized for the FDTD method. Moreover, driving signal generation and impedance termination are also implemented in the hardware. We demonstrate that our accelerator is 11 times faster than existing FPGA accelerators and 9 times faster than parallel computing on the NVIDIA Tesla C2075. As an application of the high-speed FDTD accelerator, the design optimization of a waveguide is shown.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号