首页> 外文期刊>IEICE transactions on information and systems >Effect of BIST Pretest on IC Defect Level
【24h】

Effect of BIST Pretest on IC Defect Level

机译:Effect of BIST Pretest on IC Defect Level

获取原文
获取原文并翻译 | 示例
           

摘要

In 1 the impact of BIST on the chip defect level after test has been addressed. It was assumed in 1 that no measures are taken to ensure that the BIST circuitry is fault-free before launching the functional test. In this paper we assume that a BIST pretest is first conducted in order to get rid of all chips that fail it. Only chips whose BIST circuitry has passed the pretest are kept, while the rest are discarded. The BIST pretest, however, is assumed to have only a limited coverage against its own faults. This paper studies the product quality improvements as induced by the BIST pretest, and provides some insight as to when it may be worthwhile to perform it.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号