...
机译:Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits
Graduate School of Advanced Integration Science, Chiba University, Chiba-shi, 263-8522 Japan;
two-rail logic circuit; path delay fault; testability; functional sensitizability; over-testing;