An Approach to Approximate Multiplier Optimization

摘要

This paper gives an approach to approximate multiplier optimization by using intermediate signals in manually optimized multiplier designs. It introduces several experimental results considering different manually designed multipliers and different methods of utilizing necessary intermediate signals. The proposed method can generate circuits with 3 times smaller in gate counts compared with a multiplier generated by a public logic synthesis tool, ABC.