首页> 外文期刊>fujitsu scientific & technical journal >CHIP-PKG-PCB Co-Design Methodology
【24h】

CHIP-PKG-PCB Co-Design Methodology

机译:CHIP-PKG-PCB Co-Design Methodology

获取原文
获取原文并翻译 | 示例
           

摘要

For digital devices integrating an image-processing LSI, performance improvement, cost cutting and reduction of the time to market are essential conditions for surviving in the increasingly competitive global market.At the same time, more and more image-processing LSIs are taking the form of large-scale system-on-a-chip (SoC).It is becoming harder to design them as the degree of integration increases, and signal and power integrity issues are appearing due to their processing speed increase and voltage reduction.As a design methodology to address four challenges in recent SoC design (signal and power integrity issues, high-density design, reduction of design turnaround time TAT, and cost cutting), Fujitsu Semiconductor has established chip-package-printed circuit board (CHIP-PKG-PCB) co-design methodology and made achievements contributing to first-shot full operation of SoCs and digital devices that integrate them.This paper presents our approach to the CHIP-PKG-PCB co-design for dealing with the four challenges above by giving case examples.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号