...
首页> 外文期刊>IEEE transactions on dielectrics and electrical insulation: A publication of the IEEE Dielectrics and Electrical Insulation Society >Modeling and Experimental Verification of High Impedance Arcing Fault in Medium Voltage Networks
【24h】

Modeling and Experimental Verification of High Impedance Arcing Fault in Medium Voltage Networks

机译:Modeling and Experimental Verification of High Impedance Arcing Fault in Medium Voltage Networks

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

A high impedance arcing fault due to a leaning tree in medium voltage (MV) networks is modeled and experimentally verified. The fault is represented in two parts; an arc model and a high resistance. The arc is generated by a leaning tree towards the network conductor and the tree resistance limits the fault current. The arcing element is dynamically simulated using thermal equations. The arc model parameters and resistance values are determined using the experimental results. The fault behavior is simulated by the ATP/EMTP program, in which the arc model is realized using the universal arc representation. The experimental results have validated the system transient model. Discrete Wavelet Transform is used to extract the fault features and therefore localize the fault events. It is found that arc reignitions enhance fault detection when Discrete Wavelet Transform is utilized.
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号