机译:Fault Diagnosis and Reconfiguration Method for Network-on-Chip Based Multiple Processor Systems with Restricted Private Memories
Hirosaki University, Hirosaki-shi, 036-8561 Japan;
National Institute of Informatics, Tokyo,101-8430 Japan;
mean time to failure; network-on-chip; multiple processor sys-tem; fault diagnosis; pair and swap;