机译:一种将变量排序和逻辑映射到基于LUT阵列的PLD的集成方法
Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto-shi, 606-8501 Japan;
reconfigurable system; design technology; logic synthesis; variable ordering; look-up table;