...
机译:Clock Period Minimization Method of Semi-Synchronous Circuits by Delay Insertion
Department of Communications and Integrated Systems, Tokyo Institute of Technology, Tokyo, 152-8552 Japan;
delay insertion; clock period minimization; semi-synchronous circuit; delay-slack; delay-demand;