首页> 外文期刊>IEICE Transactions on fundamentals of electronics, communications & computer sciences >Instruction-Level Power Estimation Method by Considering Hamming Distance of Registers
【24h】

Instruction-Level Power Estimation Method by Considering Hamming Distance of Registers

机译:考虑寄存器汉明距离的指令级功率估计方法

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

This paper proposes an instruction-level power estimation method for an embedded RISC processor, the power consumption of which fluctuates so much by applications and input data. The proposed method estimates the power consumption from the result of ISS (Instruction Set Simulator) and energy tables according to Hamming Distance of Registers (HDR) of all instructions. It is over 10~5 times faster than the gate-level detailed logic simulation, while the estimated power curves have the same tendency with those from the logic simulation. The proposed method realizes both accurate and fast power estimation of embedded processors.
机译:该文提出了一种嵌入式RISC处理器的指令级功耗估算方法,该处理器的功耗因应用和输入数据而波动很大。该方法根据所有指令的汉明寄存器距离(HDR)根据ISS(指令集模拟器)和能量表的结果估计功耗。它比门级详细逻辑仿真快 10~5 倍以上,而估计的功率曲线与逻辑仿真的功率曲线具有相同的趋势。该方法实现了嵌入式处理器的准确和快速功耗估算。

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号