首页> 外文期刊>Circuit world >Design of ternary subtractor using multiplexers
【24h】

Design of ternary subtractor using multiplexers

机译:Design of ternary subtractor using multiplexers

获取原文
获取原文并翻译 | 示例
       

摘要

Purpose - The purpose of this paper is to design multiplexers (MUXs) based on ternary half subtractor and full subtractor using carbon nanotube field-effect transistors. Design/methodology/approach - Conventionally, the binary logic functions are developed by using the binary decision diagram (BDD) systems. Each node in BDD is replaced by 2∶1 MUX to implement the digital circuits. Similarly, in the ternary decision diagram, each node has to be replaced by 3∶1 MUX. In this paper, ternary transformed BDD is used to design the ternary subtracters using 2∶1 MUXs. Findings - The performance of the proposed ternary half subtractor and full subtractor using the 2∶1 MUX are compared with the 3∶1 MUX-based ternary circuits. It has been observed that the delay, power and power delay product values are reduced, respectively, by 67.6, 84.3, 94.9 for half subtractor and 67.7, 70.1 , 90.3 for full subtractor. From the Monte Carlo simulations, it is observed that the propagation delay and power dissipation of the proposed subtracters are increased by increasing the channel length due to process variations. The stability test is also performed and observed that the stability increases as the channel length and diameter are increased. Originality/value - The proposed half subtractor and full subtractor show better performance over the existing subtracters.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号