机译:An FPGA-based design for power efficient low delay rate adaptive pacemaker using accelerometer and heart rate sensor
Electronics and Communication Engineering Department, Motilal Nehru National Institute of;
Rate adaptive pacemaker; accelerometer; pulse sensor; Verilog;