机译:Design and verification of an ARM Watchdog Timer using UVM
School of Electronics Engineering, Vellore Institute of Technology, Tamil Nadu;
CNVD and School of Electronics Engineering, Vellore Institute of Technology;
SION Semiconductors;
AMBA; advanced microcontroller bus architecture; APB; advanced peripheral bus; verification IP; system-on-chip level verification; UVM; universal verification methodology; CRV; constrained random verification; CDV; coverage driven verification;