机译:Design and mathematical analysis of a 7T SRAM cell with enhanced read SNM using PMOS as an access transistor
Department of Electronics and Communication Engineering, National Institute of Technology Delhi, Delhi, India;
CMOS; Low power; 6T SRAM; 7T SRAM cell; Leakage Power; Static Noise Margin; Feedback Switched Transistor;