机译:Specifiable robustness in reactive synthesis
Graz University of Technology, 873-5580 Graz, Austria;
King's College London, London, UK;
Information Systems Engineering, IE, Technion, Haifa, Israel;
Synthesis; Reactive synthesis; Formal methods; Hardware synthesis; Robustness; Hardware robustness; Temporal logic specifications;