...
机译:Multi-Clock Cycle Paths and Clock Scheduling for Reducing the Area of Pipelined Circuits
Department of Communications and Integrated Systems, Tokyo Institute of Technology, Tokyo, 152-8550 Japan;
pipelined circuits; multi-clock cycle paths; clock scheduling;