首页> 外文期刊>IEICE Transactions on fundamentals of electronics, communications & computer sciences >Multibit Delta-Sigma Architectures with Two-Level Feedback Loop Using a Dual-Quantization Architecture
【24h】

Multibit Delta-Sigma Architectures with Two-Level Feedback Loop Using a Dual-Quantization Architecture

机译:Multibit Delta-Sigma Architectures with Two-Level Feedback Loop Using a Dual-Quantization Architecture

获取原文
获取原文并翻译 | 示例
           

摘要

This paper proposes two novel Multi-bit Delta- Sigma Modulator (ΔΣM) architectures based on a Dual- Quantization architecture. Byusing multi-bit quantization with single-bit feedback, both eliminatethe need for a multi-bit digital-to-analog converter (DAC) in thefeedback loop. The first is a Digital quantization-Error CancelingMulti-bit (DECM)- ΔΣ M architecture that is able to achieve highresolution at a low oversampling ratio (OSR) because, by adjustingthe coefficients of both analog and digital circuits, it is able tocancel completely the quantization error injected into the single-bitquantizer.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号