首页> 外文期刊>IEICE Transactions on fundamentals of electronics, communications & computer sciences >Design Of High-rate Serially Concatenated Codes With Low Error Floor
【24h】

Design Of High-rate Serially Concatenated Codes With Low Error Floor

机译:低本底误差的高速串行级联码设计

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

In this paper we look at the serial concatenation of short linear block codes with a rate-1 recursive convolutional encoder, with a goal of designing high-rate codes with low error floor. We observe that under turbo-style decoding the error floor of the concatenated codes with extended Hamming codes is due to detectable errors in many cases. An inter-leaver design addressing this is proposed in this paper and its effectiveness is verified numerically. We next examine the use of extended BCH codes of larger minimum distance, resulting in an improved weight spectrum of the overall code. Reduced complexity list decoding is used to decode the BCH codes in order to obtain low decoding complexity for a negligible loss in performance.
机译:在本文中,我们研究了短线性块码与速率-1递归卷积编码器的串行串联,目的是设计具有低误差本底的高速率码。我们观察到,在涡轮式解码下,在许多情况下,具有扩展汉明码的级联码的误差基底是由于可检测的错误造成的。针对该问题,本文提出了一种交织器设计,并对其有效性进行了数值验证。接下来,我们研究了使用更大最小距离的扩展BCH代码,从而改善了整个代码的权重范围。使用低复杂度列表解码来解码BCH代码,以获得较低的解码复杂度,性能损失可以忽略不计。

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号