首页> 外文期刊>Spectrum, IEEE >Cache memory design: An evolving art: Designers are looking to line size, degree of associativity, and virtual addresses as important parameters in speeding up the operation
【24h】

Cache memory design: An evolving art: Designers are looking to line size, degree of associativity, and virtual addresses as important parameters in speeding up the operation

机译:高速缓存设计:不断发展的艺术:设计人员正在将行大小,关联度和虚拟地址作为加快操作速度的重要参数

获取原文
获取原文并翻译 | 示例
           

摘要

Cache memories — buffers that hold information from main memory so that a processor can reach it quickly — have long been an essential part of mainframes and of many minicomputers. Now they are being built into systems using microcomputers. They are being incorporated in one-chip microcomputers as on-chip caches that make access time even shorter. Some processor-chip manufacturers are even building their products around cache memories, making the system designer's job simpler.
机译:高速缓冲存储器(一种保存来自主存储器的信息以便处理器可以快速访问它的缓冲区)长期以来一直是大型机和许多微型计算机的重要组成部分。现在,它们正在使用微型计算机构建到系统中。它们被集成在单片微计算机中,作为片上缓存,从而缩短了访问时间。一些处理器芯片制造商甚至在缓存附近构建产品,从而使系统设计人员的工作更加简单。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号