...
首页> 外文期刊>Optical Communications and Networking, IEEE/OSA Journal of >Optical and electronic combined buffer architecture for optical packet switches
【24h】

Optical and electronic combined buffer architecture for optical packet switches

机译:用于光分组交换机的光电子组合缓冲器架构

获取原文
获取原文并翻译 | 示例
           

摘要

Optical packet switch systems with fiber delay line (FDL) buffers provide high-throughput, bit-rate independent, energy-efficient, and transparent forwarding. However, the FDL buffer experiences scalability issues and, thus, cannot accommodate a large amount of network traffic. In this paper, we first investigate network performance of the FDL buffer. Due to the discrete-time nature of the FDL buffer, throughput of Transmission Control Protocol (TCP) applications is not improved drastically in spite of the addition of extra FDLs. Then, we propose optical and electronic combined buffer architecture. The combined buffer is composed of an FDL buffer and a supplementary electronic buffer having power management functions according to its occupancy. The combined buffer uses only the FDL buffer and keeps its energy efficiency when traffic volume is low. In doing so, this architecture reduces power consumption to 70% of that of a buffer composed only of electronic devices under non-peak traffic. As the traffic volume increases, the combined buffer turns on its electronic devices and accommodates the increased traffic. Simulation results reveal that the proposed buffer architecture obtains 1.5 times larger throughput than that of the existing FDL buffer against suddenly increased traffic. Finally, we show that the supplementary electronic components have to be ready to use in less than 300 ms.
机译:具有光纤延迟线(FDL)缓冲区的光分组交换系统可提供高吞吐量,独立于比特率,节能且透明的转发。但是,FDL缓冲区遇到可伸缩性问题,因此不能容纳大量的网络流量。在本文中,我们首先研究FDL缓冲区的网络性能。由于FDL缓冲区的离散时间性质,尽管添加了额外的FDL,传输控制协议(TCP)应用程序的吞吐量也没有得到大幅提高。然后,我们提出了光电子组合缓冲器架构。组合缓冲器由FDL缓冲器和根据其占用率具有电源管理功能的辅助电子缓冲器组成。合并的缓冲区仅使用FDL缓冲区,并在流量较低时保持其能效。这样,该体系结构将功耗降低到仅由非高峰流量下的电子设备组成的缓冲区的功耗的70%。随着通信量的增加,组合缓冲区将打开其电子设备并适应增加的通信量。仿真结果表明,在流量突然增加的情况下,所提出的缓冲区体系结构获得的吞吐量是现有FDL缓冲区的1.5倍。最后,我们证明辅助电子组件必须在不到300毫秒的时间内准备好使用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号