首页> 外文期刊>Microprocessors and microsystems >Protection of heterogeneous architectures on FPGAs: An approach based on hardware firewalls
【24h】

Protection of heterogeneous architectures on FPGAs: An approach based on hardware firewalls

机译:FPGA上异构架构的保护:一种基于硬件防火墙的方法

获取原文
获取原文并翻译 | 示例
           

摘要

Embedded systems are parts of our daily life and used in many fields. They can be found in smart phones or in modern cars including GPS, light/rain sensors and other electronic assistance mechanisms. These systems may handle sensitive data (such as credit card numbers, critical information about the host system and so on) which must be protected against external attacks as these data may be transmitted through a communication link where attackers can connect to extract sensitive information or inject malicious code within the system. This work presents an approach to protect communications in multiprocessor architectures. This approach is based on hardware security enhancements acting as firewalls. These firewalls filter all data going through the system communication bus and an additional flexible cryptographic block aims to protect external memory from attacks. Benefits of our approach are demonstrated using a case study and some custom software applications implemented in a Field-Programmable Gate Array (FPGA). Firewalls implemented in the target architecture allow getting a low-latency security layer with flexible cryptographic features. To illustrate the benefit of such a solution, implementations are discussed for different MPSoCs implemented on Xilinx Virtex-6 FPGAs. Results demonstrate a reduction up to 33% in terms of latency overhead compared to existing efforts. (C) 2016 Elsevier B.V. All rights reserved.
机译:嵌入式系统是我们日常生活的一部分,并用于许多领域。它们可以在智能手机或现代汽车(包括GPS,光/雨传感器和其他电子辅助装置)中找到。这些系统可能会处理敏感数据(例如信用卡号,有关主机系统的关键信息等),这些数据必须受到保护,以免受外部攻击,因为这些数据可能通过通信链接传输,攻击者可以连接以提取敏感信息或注入系统内的恶意代码。这项工作提出了一种保护多处理器体系结构中的通信的方法。此方法基于充当防火墙的硬件安全性增强。这些防火墙过滤通过系统通信总线的所有数据,另外一个灵活的加密块旨在保护外部存储器免受攻击。通过案例研究和在现场可编程门阵列(FPGA)中实现的一些定制软件应用程序,证明了我们方法的优势。在目标体系结构中实现的防火墙允许获得具有灵活加密功能的低延迟安全层。为了说明这种解决方案的好处,我们讨论了在Xilinx Virtex-6 FPGA上实现的不同MPSoC的实现。结果表明,与现有工作相比,延迟开销最多减少了33%。 (C)2016 Elsevier B.V.保留所有权利。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号