Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System

摘要

In this paper, we first present a reconfigurable architecture template for low-power digital signal pro- cessing, and then an energy conscious design methodology to bridge the algorithm to architecture gap. The energy efficiency of such an architecture and the effectiveness of the methodology are demonstrated in case study imple- mentations targeting baseband voice processing and digital signal processing.