首页> 外文期刊>Journal of the American Ceramic Society >Impedance Spectroscopy and Dielectric Properties of Flash Versus Conventionally Sintered Yttria-Doped Zirconia Electroceramics Viewed at the Microstructural Level
【24h】

Impedance Spectroscopy and Dielectric Properties of Flash Versus Conventionally Sintered Yttria-Doped Zirconia Electroceramics Viewed at the Microstructural Level

机译:从微观结构水平看闪速与常规烧结氧化钇掺杂氧化锆电陶瓷的阻抗谱和介电性能

获取原文
获取原文并翻译 | 示例
       

摘要

The defect chemistry-modulated dielectric properties of dense yttria-doped zirconia ceramics prepared by conventional sintering (at 1350℃-1500℃) and electric field-assisted flash sintering (55 V/cm at 900℃) were studied by impedance spectroscopy. While the bulk dielectric properties from both sets of samples showed only small and insignificant changes in conductivity and permittivity, respectively, a huge increase of these properties was measured for the grain boundaries in the flash sintered specimens. A close analysis of these results suggests that flash sintering reduced grain-boundary thickness (by about 30%), while increasing the concentration of oxygen vacancies near these interfaces (by about 49%). The underlying mechanism proposed is electric field-assisted generation and accommodation of defects in the space-charge layers adjacent to the grain surface. The changes in measured permittivity are attributed to the bo.undary thickness effect on capacitance, while conductivity involved variations in its defect density-dependent intrinsic value, accounting for changes also observed in grain-boundary relaxation frequencies. Therefore, in terms of modifications to the specific dielectric properties of these materials, the overall consequence of flash sintering was to considerably lower the semi-blocking character of the grain boundaries.
机译:通过阻抗谱研究了常规烧结(1350℃-1500℃)和电场辅助快速烧结(900V下55 V / cm)制备的致密掺杂氧化钇的氧化锆陶瓷的缺陷化学调制介电性能。虽然两组样品的整体介电性能分别仅显示出电导率和介电常数的微小变化和微不足道的变化,但对于闪速烧结样品中的晶界,这些性能却得到了大幅提高。对这些结果的仔细分析表明,快速烧结降低了晶界厚度(约30%),同时增加了这些界面附近的氧空位浓度(约49%)。提出的基本机理是电场辅助的产生和缺陷在晶粒表面附近的空间电荷层中的容纳。介电常数的变化归因于边界厚度对电容的影响,而电导率涉及其缺陷密度依赖性内在值的变化,这也说明了晶界弛豫频率的变化。因此,根据对这些材料的特定介电特性的修改,闪速烧结的总体结果是大大降低了晶界的半粘连特性。

著录项

  • 来源
    《Journal of the American Ceramic Society》 |2013年第12期|3760-3767|共8页
  • 作者单位

    Department of Mechanical Engineering, University of Colorado at Boulder, Boulder, Colorado 80309-0427,Grupo Crescimento de Cristais e Materiais Ceramicos, Instituto de Fisica de Sao Carlos, Universidade de Sao Paulo, Caixa Postal 369, CEP 13560-970 Sao Carlos, Sao Paulo, Brazil;

    Department of Mechanical Engineering, University of Colorado at Boulder, Boulder, Colorado 80309-0427;

    Department of Mechanical Engineering, University of Colorado at Boulder, Boulder, Colorado 80309-0427;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);美国《生物学医学文摘》(MEDLINE);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

  • 入库时间 2022-08-17 13:38:07

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号