CONTROL FLOW CHECK-BASED FAULT TOLERANT COMPUTING

摘要

This paper describes designing of fault tolerant microprocessor application based on single-version software implemented control flow check. This approach is useful to tolerate multiple bit-errors in memory. It aims to supplement Error Correcting Codes (ECC) in memory system for tolerating both permanent and transient bit errors.