...
机译:用于数据挖掘的多字母算术编码的整数实现的高效硬件体系结构
Department of Electronics and Communication Engineering, National Engineering College, Kovilpatti, Tamil Nadu, India;
Department of Electronics and Communication Engineering, National Engineering College, Kovilpatti, Tamil Nadu, India;
Department of Electronics and Communication Engineering, National Engineering College, Kovilpatti, Tamil Nadu, India;
multi-alphabet arithmetic coder; encoder; decoder; state diagram; field programmable gate array; FPGA; application specific integrated circuit; ASIC;
机译:基于广义虚拟滑动窗口的多族地球拍自适应算术编码器的高效硬件实现
机译:HEVC视频编码器的高效硬件整数运动估计器的设计与实现
机译:多个视频编解码器的8×8整数余弦变换的高效硬件实现
机译:MQ算术编码器的高吞吐量和硬件高效架构
机译:可重新配置的Turbo编码器/解码器仿真器的高效硬件实现。
机译:高效的BinDCT硬件架构探索和FPGA实现
机译:从RVC-CaL数据流实现高效硬件实现的自动方法:LaR编码器基线案例研究