...
首页> 外文期刊>IEEE Transactions on Instrumentation and Measurement >Optimization of the internal admittance load of an inductive voltage divider for low ratio error
【24h】

Optimization of the internal admittance load of an inductive voltage divider for low ratio error

机译:针对低比率误差的电感分压器内部导纳负载的优化

获取原文
获取原文并翻译 | 示例
           

摘要

The distributed capacitances between the strands of an inductive voltage divider degrade the voltage ratio. A calculation scheme to convert the distributed capacitances into equivalent concentrated capacitances at the taps is given. An optimized connection scheme for the strands is calculated to produce concentrated capacitances which are as equal and as small as possible. Capacitors are added at the taps for optimum equalization. The relative error of the output voltage for a 120-V:10-V divider has been reduced to less than 1*10/sup -7/ in phase and less than 1 mu rad in quadrature, at a frequency of 50 Hz.
机译:电感分压器的绞线之间的分布电容会降低电压比。给出了将抽头处的分布电容转换为等效集中电容的计算方案。计算出股线的优化连接方案,以产生集中的电容,这些电容应相等且尽可能小。在抽头处添加电容器以实现最佳均衡。对于120V:10V分压器,在50 Hz的频率下,输出电压的相对误差已减小至相位小于1 * 10 / sup -7 /且正交小于1μrad。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号