...
首页> 外文期刊>IEICE Transactions on fundamentals of electronics, communications & computer sciences >Adaptive Sub-Sampling Based Reconfigurable SAD Tree Architecture for HDTV Application
【24h】

Adaptive Sub-Sampling Based Reconfigurable SAD Tree Architecture for HDTV Application

机译:HDTV应用中基于自适应子采样的可重构SAD树架构

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents a reconfigurable SAD Tree (RSADT) architecture based on adaptive sub-sampling algorithm for HDTV application. Firstly, to obtain the the feature of HDTV picture, pixel difference analysis is applied on each macroblock (MB). Three hardware friendly sub-sampling patterns are selected adaptively to release complexity of homogeneous MB and keep video quality for texture MB. Secondly, since two pipeline stages are inserted, the whole clock speed of RSADT structure is enhanced. Thirdly, to solve data reuse and hardware utilization problem of adaptive algorithm, the RSADT structure adopts pixel data organization in both memory and architecture level, which leads to full data reuse and hardware utilization. Additionally, a cross reuse structure is proposed to efficiently generate 16 pixel scaled configurable SAD (sum of absolute difference). Experimental results show that, our RSADT architecture can averagely save 61.71% processing cycles for integer motion estimation engine and accomplish twice or four times processing capability for homogeneous MBs. The maximum clock frequency of our design is 208 MHz under TSMC 0.18μm technology in worst work conditions( 1.62 V, 125℃). Furthermore, the proposed algorithm and reconfigurable structure are favorable to power aware real-time encoding system.
机译:本文提出了一种基于自适应子采样算法的可重构SAD树(RSADT)体系结构,用于HDTV应用。首先,为了获得HDTV图像的特征,对每个宏块(MB)进行像素差异分析。自适应地选择了三种硬件友好的子采样模式,以释放同质MB的复杂性并保持纹理MB的视频质量。其次,由于插入了两个流水线级,因此提高了RSADT结构的整体时钟速度。第三,为解决自适应算法的数据重用和硬件利用率问题,RSADT结构在存储器和体系结构两级均采用像素数据组织,从而实现了数据的充分重用和硬件利用率。另外,提出了一种交叉复用结构,以有效地生成16个像素缩放的可配置SAD(绝对差之和)。实验结果表明,我们的RSADT体系结构可为整数运动估计引擎平均节省61.71%的处理周期,并为同类MB实现两倍或四倍的处理能力。在最恶劣的工作条件(1.62 V,125℃)下,采用TSMC0.18μm技术时,我们设计的最大时钟频率为208 MHz。此外,所提出的算法和可重构结构有利于功率感知实时编码系统。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号