Auto-Calibrating TDC for an SoC-FPGA Data Acquisition System

摘要

In this paper, an FPGA-based plain delay line time-to-digital converters (TDC) is presented, together with a theoretical model on its timing properties. The TDC features an automated calibration system implemented in the on-chip processor of an SoC-FPGA,