首页> 外文期刊>IEE proceedings. Part E >Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition
【24h】

Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition

机译:使用有符号数字加法的快速浮点乘法加法融合单元的体系结构设计

获取原文
获取原文并翻译 | 示例
           

摘要

Signed digit (SD) addition is applied to the design of a new floating-point (FLP) multiplication-add fused (MAF) unit. This adaptation, together with the proposed two-step normalisation method, can reduce the three-word-length addition that is required in the conven- tional FLP MAF unit to two-word-length addition. Furthermore, the sign reversion of the intermediate mantissa that requires three-word-length carry propagation in the conventional MAF unit is replaced by only single-word sign detection. These two improvements can enhance the speed of the MAF unit significantly.
机译:符号数字(SD)加法应用于新的浮点(FLP)乘加融合(MAF)单元的设计。这种改编以及提出的两步归一化方法可以将常规FLP MAF单元中要求的三字长加法减少为两字长加法。此外,在常规MAF单元中需要三字长进位传播的中间尾数的符号反转仅由单字符号检测代替。这两项改进可以显着提高MAF单元的速度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号