首页> 外文期刊>Fusion Engineering and Design >Control and data acquisition ATCA/AXIe board designed for high system availability and reliability of nuclear fusion experiments
【24h】

Control and data acquisition ATCA/AXIe board designed for high system availability and reliability of nuclear fusion experiments

机译:控制和数据采集ATCA / AXIe板设计用于实现高系统可用性和核聚变实验的可靠性

获取原文
获取原文并翻译 | 示例
           

摘要

This paper describes the implementation and test of a control and data acquisition board designed to be integrated on systems demanding high availability and reliability, foreseen for future experiments like ITER or other long operation fusion devices. The Advanced Telecommunications Computing Architecture (ATCA) standard (PICMG 3.0 and 3.4) was selected for board implementation, which has support for the desired system robustness and performance. Some board features such as rear Input/Output (IO) signals connectivity (passive, copper tracks only), cable-less hot-swap maintenance, Intelligent Platform Management Controller (IPMC) and redundancy on timing signals, communications links and power supplies are significant board improvements, relatively to previous control and data acquisition boards, allowing the development of more reliable system architectures. Moreover, the developed board is also compatible with the emerging ATCA extensions for Instrumentation (AXIe) specifications, which provides additional timing and synchronization signals on the backplane. ATCA full-mesh, multi-gigabit, full-duplex, point-to-point communication links between Field Programmable Gate Arrays (FPGA), of peer boards inside the shelf, allow the implementation of distributed algorithms and development of Multi-Input Multi-Output (MIMO) systems. Up to 48 analog input channels, simultaneously digitized (2 MSPS @ 18-bits), are filtered/decimated by the board FPGA and sent to the ATCA/AXIe host through Peripheral Component Interconnect express (PCIe) using Direct Memory Access (DMA). In real-time, the host can update up to 48 analog output channels (1 MSPS @ 18-bits), per board, through PCIe. Further board characteristics comprise analog IO channels with galvanic isolation and an optional signal chopper mode, for offset compensation over time on digital integration of magnetic signals. Board time synchronization is attained by means of the Inter-Range Instrumentation Group (IRIG) time-code.
机译:本文描述了控制和数据采集板的实现和测试,该控制板和数据采集板设计为集成在要求高可用性和可靠性的系统上,可以预见到未来的实验,如ITER或其他长期运行的融合设备。选择了高级电信计算体系结构(ATCA)标准(PICMG 3.0和3.4)用于板卡实施,它支持所需的系统鲁棒性和性能。某些板卡功能(例如后方输入/输出(IO)信号连接性(仅被动,铜线),无电缆热插拔维护,智能平台管理控制器(IPMC)以及时序信号,通信链路和电源的冗余)非常重要与以前的控制和数据采集板相比,板的改进,从而允许开发更可靠的系统架构。此外,开发的板还与新兴的ATCA仪器仪表扩展(AXIe)规范兼容,该扩展在背板上提供了额外的时序和同步信号。机架内对等板之间的现场可编程门阵列(FPGA)之间的ATCA全网状,多千兆位,全双工,点对点通信链接允许实现分布式算法和开发多输入多输出(MIMO)系统。板载FPGA对多达48个同时数字化(2 MSPS @ 18位)的模拟输入通道进行了滤波/抽取,并通过使用直接存储器访问(DMA)的外围组件互连表示(PCIe)发送到ATCA / AXIe主机。主机可以通过PCIe实时更新每板多达48个模拟输出通道(1 MSPS @ 18位)。电路板的其他特性包括带电流隔离的模拟IO通道和可选的信号斩波器模式,可在磁信号的数字积分时随时间进行补偿。板间时间同步是通过跨设备组(IRIG)的时间代码实现的。

著录项

  • 来源
    《Fusion Engineering and Design》 |2013年第8期|1332-1337|共6页
  • 作者单位

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    INESC-ID, Lisboa, Portugal;

    INESC-ID, Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    INESC-ID, Lisboa, Portugal;

    INESC-ID, Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

    Instituto de Plasmas e Fusao Nuclear, Instituto Superior Tecnico, Universidade Tecnica de Lisboa, 1049-001 Lisboa, Portugal;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);美国《生物学医学文摘》(MEDLINE);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    Fast control; Data acquisition; PCI express; FPGA; ATCA; AXIe;

    机译:快速控制;数据采集​​;PCI Express;FPGA;ATCA;轴心;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号